



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/606,580	06/26/2003	David William Boerstler	AUS920020690US1	5123	
7590 06/22/2005			EXAM	EXAMINER	
Gregory W. Carr			NATALINI, JEFF WILLIAM		
670 Founders Square 900 Jackson Street			ART UNIT	PAPER NUMBER	
Dallas, TX 75202			2858		
			DATE MAILED: 06/22/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/606,580	BOERSTLER ET AL.					
Office Action Summary	Examiner	Art Unit					
	Jeff Natalini	2858					
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl of NO period for reply specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be t only within the statutory minimum of thirty (30) da will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDON	imely filed ays will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 16 M	May 2005.						
	· · · · · · · · · · · · · · · · · · ·						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims		•					
4) Claim(s) <u>17,18,20-38 and 47</u> is/are pending ir	n the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>17,18,20-38 and 47</u> is/are rejected.	6)⊠ Claim(s) <u>17,18,20-38 and 47</u> is/are rejected.						
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	or election requirement.	•					
Application Papers							
9) ☐ The specification is objected to by the Examin	er.						
10)⊠ The drawing(s) filed on <u>26 June 2003</u> is/are: a	a) accepted or b) objected to	by the Examiner.					
Applicant may not request that any objection to the	e drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correct	ction is required if the drawing(s) is o	bjected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the E	xaminer. Note the attached Offic	e Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
 12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of: 1.☐ Certified copies of the priority documen 		a)-(d) or (f).					
2. Certified copies of the priority documen		tion No					
3. Copies of the certified copies of the prior	• •						
application from the International Burea	•						
* See the attached detailed Office action for a list	t of the certified copies not receiv	red.					
Attachment(c)							
Attachment(s) 1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summar	v (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail [Date					
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	5) Notice of Informal 6) Other:	Patent Application (PTO-152)					

Art Unit: 2858

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 17-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chien et al. (6597249) in view Adams et al. (6512419).

In regard to claims 17 and 21, Chien et al. discloses a method for testing a phase locked loop (col 6 line 2-17; a lock is determined) having a phase frequency detector (fig 3 (13)) and a voltage controlled oscillator (fig 3 (15)) receiving input from the PFD, and at least one divider receiving input from the VCO (fig 3 (16)) comprising: disabling the PFD (col 3 line 59-60); applying a plurality of test input voltages to the VCO and measuring output frequencies of the VCO as a function of the test input voltages (col 3 line 56 – col 4 line 3); determining lock/capture range of the PLL based on the measured output frequencies of the VCO as a function of the test voltages (col 6 line 2-8; also see table 1 in col 5, shows voltage inputs VCO_DIN with different outputs); a frequency measuring module for measuring VCO output frequency via the at least one divider and test clock outputs (simulator produces table 1, shows frequency based on VCO_DIV and VCO_DIN-input voltages, VCO_OUT-output of VCO).

Application/Control Number: 10/606,580 Page 3

Art Unit: 2858

Chien et al. lacks wherein a minimum and a maximum frequency is measured from the VCO, and the lock and capture range is determined based on the measured minimum and maximum frequency.

Adams et al. discloses wherein a minimum and a maximum frequency is measured from the VCO, and the lock range of the PLL (fig 1) is determined based on the measured minimum and maximum frequency (last half of the abstract).

It would have been obvious to one with ordinary skill in the art at the time the invention was made for Chien et al. to measure a minimum and maximum frequency from the VCO, and determine a lock range of the PLL in order to keep the system running efficiently (end of abstract).

- 3. In regard to claim 18, Chien et al. discloses performing a minimal set of tests on the PLL based on the lock/capture range of the PLL (abstract, coarse tuning the VCO speeds up the settling time and matches frequencies (col 6 line 5-6), thus verification of the lock/capture range is done easily with fine tuning (col 6 line 9-13).
- 4. In regard to claim 20, Chien et al. discloses wherein the test input voltages are applied to the VCO through at least one transmission gate (the coarse tuning block shown in fig 4 (contains 22-comparator among others) it is common knowledge in the art that a comparator is made up of transmission gates (MPEP 2144.03)).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 22-24, 29-32 and 37 rejected under 35 U.S.C. 103(a) as being unpatentable over Chien et al. (6597249) and Adams et al., as applied to claim 21 above, and further in view of Huang et al. (Pub 2003/0071748).

In regard to claims 22-24, 30-32, 37, and 47, Chein et al. as modified by Adams et al. discloses all that is disclosed above in the rejection of claim 21.

Chien et al. lacks wherein the voltage generator comprises: N resistors coupled in series between supply voltage and ground/pad, the N resistors forming N+1 nodes between a supply switch and a pad, the supply switch connecting the N resistors to the supply voltage when turned on, wherein N is an integer greater than or equal to 1; N+1 switches being coupled between an input of the VCO and one of the N+1 nodes; a test scan signal generator coupled to the N+1 switches so that a plurality of test scan signals control the N+1 switches when the PFD is disabled; and a scan-enable switch coupled between the N+1 switches and the input of the VCO to be turned on when the PFD is disabled.

Huang et al. discloses a voltage generator comprising N resistors coupled in series between supply voltage and ground/pad (fig 1 (102,106) has 3 resistors),

the N resistors forming N+1 nodes between a supply switch and a pad (fig 1, 4 nodes are seen between supply and ground; also it is known in the art to have a pad on I/O devices to provide a reference voltage (MPEP 2144.03)),

Art Unit: 2858

the supply switch connecting the N resistors to the supply voltage when turned on, wherein N is an integer greater than or equal to 1 (fig 1 (112), provides this capability as no voltage is allowed into the amplifier until this switch is closed, no functional advantage is provided in the claimed invention that is not in Huang et al.'s voltage generator by having a switch between the voltage generator and the VCO and a switch between the supply voltage and the first resistor);

N+1 switches being coupled between an input of the VCO and one of the N+1 nodes (Vref15, Vref14, Vref13, Vref0);

a test scan signal generator coupled to the N+1 switches so that a plurality of test scan signals control the N+1 switches when the PFD is disabled (paragraph 11);

and a scan-enable switch coupled between the N+1 switches and the input of the VCO to be turned on when the PFD is disabled (fig 1 (112)).

It would have been obvious to one with ordinary skill in the art at the time the invention was made for Chien et al. as modified to have a voltage generator with N resistors between supply and ground forming N+1 nodes between a supply switch and a pad, N+1 switches between an input of the VCO and one of the nodes, a test signal generator, and a scan enable switch as taught by Huang et al. in order to generate stable reference voltages for different stages in a readout chain (paragraph 10).

7. In regard to claim 29 and 37, Chien et al. does not specifically state input voltage is calculated with the formula Vcc = Vdd/N *m.

The formula to calculate the input voltage: Vc = Vdd/N *m where Vc is the particular test input voltage, Vdd is the supply and m is an arbitrary integer between 0

and N including both 0 and N is obvious from the fig 1 of Huang et al. and basic voltage laws. If the all the resistors are equal and in series (which is the case), each resistor would have a voltage drop of Vdd/N, then you would multiply it by the node to be determined to find the output voltage for a particular node.\

It would have been obvious to one with ordinary skill in the art at the time the invention was made for Chien et al. as modified to use the formula Vc=Vdd/N * m to calculate input voltage as taught by Huang et al. and basic voltage laws in order to correctly find the voltage being supplied.

8. Claims 25-28 and 33-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chien et al. (6597249), Adams et al. (6512419), and Huang et al. (Pub 2003/0071748) as applied to claim 22 and 30 above, and further in view of Sunter (6492798).

Chien et al. as modified by Adams et al. and Huang et al. lacks wherein at least one of the N+1 switches and the scan enable switch has a transmission gate comprising a p-channel field effect transistor and an n-channel field effect transistor.

Sunter teaches using a conventional CMOS transmission gate (NMOS and PMOS) for a switch (fig 5 (N1,P1; N2,P2); col 8 line 34-35).

It would have been obvious to one with ordinary skill in the art at the time the invention was made for Chien et al. as modified to use a CMOS transmission gate as the switches as taught by Sunter in order to improve isolation when the switch is open (col 8 line 34-37).

9. Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chien et al. (6597249), Adams et al. (6512419), and Huang et al. (Pub 2003/0071748) as applied to claim 30 above, and further in view of Imai et al. (4851712).

Chien et al. as modified by Adams et al. and Huang et al lacks wherein the pad is coupled to an arbitrary input voltage and the supply switch is turned off, and wherein the test input voltage is equivalent to the arbitrary input voltage.

Imai et al. discloses a bias voltage generated by a bias generator and applied to a pad (col 4 line 31-34); also the voltage generator contains pads at different potentials (fig 8 (10,15,16,23)).

It would have been obvious to one with ordinary skill in the art at the time the invention was made for Chien et al. as modified to have the pad coupled to an arbitrary input voltage equivalent to the test voltage and have the supply switch off as the pad is supplying voltage as taught by Imai et al. in order to apply a DC bias to an input pulse signal (col 4 line 32-34).

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Lever (6657917) in a PLL teaches a desired frequency range of a VCO is derived from a minimum frequency to a maximum frequency, and the gain of the VCO is adjusted depending on the frequency conditions.

Art Unit: 2858

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Natalini whose telephone number is 571-272-2266. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lefkowitz can be reached on 571-272-2180. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jeff Natalini